



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/632,552	08/02/2003	Marcos Karnezos	CPAC 1017-5	2572
22470	7590	07/05/2006	EXAMINER	
HAYNES BEFFEL & WOLFELD LLP P O BOX 366 HALF MOON BAY, CA 94019			CHU, CHRIS C	
			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 07/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/632,552	<b>Applicant(s)</b> KARNEZOS, MARCOS	
	<b>Examiner</b> Chris C. Chu	<b>Art Unit</b> 2815	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 22 May 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1 - 17 and 19 - 36 is/are pending in the application.  
     4a) Of the above claim(s) 20 - 34 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1 - 17, 19, 35 and 36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>5/22/06</u> . | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Amendment***

1. Applicant's amendment filed on May 22, 2006 has been received and entered in the case.

### ***Election/Restrictions***

2. This application contains claims 20 – 34 drawn to an invention nonelected without traverse (see the Office action mailed on October 8, 2004). A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1 – 4, 11, 12, 17, 35 and 36 are rejected under 35 U.S.C. 102(e) as being anticipated by Kikuma et al. (U. S. Pat. No. 6,621,169).

Art Unit: 2815

Regarding claim 1, Kikuma et al. discloses in e.g., Fig. 9A a multi-package module (50) comprising

- first (32-2 and 52-2) and second (32-3, 52-3 and 52-4) packages,
- each said package including a die (52-4 and 52-2) attached to a passive substrate (32-3 and 32-2),
- each said substrate having a die attach side and a land side (see e.g., Fig. 9A),
- wherein the second package (32-3, 52-3 and 52-4) is stacked over the first package (32-2 and 52-2) such a portion of the land side of the second package (32-3) opposite the second package die (52-4) is affixed (thru the element 52-3) to a surface of the first package (32-2 and 52-2),
- wherein the first (32-2) and second (32-3) substrates are interconnected by wire bonding (the wire; see e.g., Fig. 9A), and wherein the first package (32-2 and 52-2) comprises a flip-chip ball grid array package having a flip-chip (52-2) in a die-up configuration (see e.g., Fig. 9A).

Regarding claim 2, Kikuma et al. discloses in e.g., Fig. 9A the second package (32-3, 52-3 and 52-4) being a wire bonded (the wire) land grid array package (see e.g., Fig. 9A).

Regarding claim 3, Kikuma et al. discloses in e.g., Fig. 9A the second package (32-3, 52-3 and 52-4) comprising wire bonds (the wires) connecting the second package die (52-4) with the second package substrate (32-3) and wherein the die (52-4) and wire bonds (the wires) in the second package (32-3, 52-3 and 52-4) being fully encapsulated with a molding material (the encapsulant; see e.g., Fig. 9A).

Art Unit: 2815

Regarding claim 4, Kikuma et al. discloses in e.g., Fig. 9A the second package (32-3, 52-3 and 52-4) being peripherally encapsulated (the encapsulant) to an extent sufficient to cover the wire bonds (the wires) between the die (52-4) and the substrate (32-3).

Regarding claim 11, Kikuma et al. discloses in e.g., Fig. 9A the second package (32-3, 52-3 and 52-4) being a stacked die package (see e.g., Fig. 9A).

Regarding claim 12, Kikuma et al. discloses in e.g., Fig. 9A adjacent stacked die (52-4 and 52-2) in the stacked die package being separated by spacers (since the adhesive layers between the dice, which could be more than two, separate the dice, the adhesive layers read as spacers).

Regarding claim 17, Kikuma et al. discloses in e.g., Fig. 9A at least one of the first and the second package being a stacked-die package (see e.g., Fig. 9A).

Regarding claims 35 and 36, these claims merely recite the intended use or the environment in which the multi-package module of claim 1 is intended to be used. Since the claims fail to define any additional structure, Kikuma et al. anticipates these claims as well.

### *Claim Rejections - 35 USC § 103*

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuma et al. in view of Farnworth et al. (U. S. Pat. No. 6,501,165).

While Kikuma et al. discloses the use of the second package substrate, Kikuma et al. does not disclose the second package substrate being a single-metal layer substrate. Farnworth et al. teaches in e.g., Fig. 4 a second package substrate (10-2) being a single-metal layer substrate (22; column 4, lines 11 and 12). It would have been obvious to one of ordinary skill in the art at the time the present invention was made to use the single-metal layer substrate of Farnworth et al. to form the second package substrate of Kikuma et al. as taught by Farnworth et al. to decrease the height of the semiconductor package.

7. Claims 6 – 10, 13 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuma et al. in view of Kakimoto et al. (U. S. Pat. No. 6,333,552).

Regarding claims 6, 8, 10 and 13, while Kikuma et al. discloses the second package being stacked over the first package (claim 13) and the use of a chip in a flip chip package, Kikuma et al. does not appear to provide a specific type of the die to be an RF die (claim 8) and an electrical shield (claims 6, 10 and 13) in the package. Kakimoto et al. teaches in e.g., Fig. 6 and column 1, line 56 – column 2, line 34 an electrical shield (57) and an RF die (30) in a flip chip package (the package in Fig. 7). It would have been obvious to one of ordinary skill in the art at the time the present invention was made to apply the RF die as the specific type of the chip and the electrical shield into the structure of Kikuma et al. as taught by Kakimoto et al. to shield electromagnetic waves (column 1, lines 64 – 65).

Regarding claim 7, Kikuma et al. and Kakimoto et al. disclose the electrical shield (57) being a metal cap (column 1, lines 64 and 65). Inherently, every metal cap (57) dissipates heat

Art Unit: 2815

from a chip. Thus, Kikuma et al. and Kakimoto et al. disclose the electrical shield (57) being configured to serve as a heat spreader.

Regarding claim 9, since Kikuma et al. and Kakimoto et al. disclose the electrical shield and the RF chip, Kikuma et al. and Kakimoto et al. disclose the following limitation “the flip chip package includes an RF die, and the shield serves to limit electromagnetic interference between the RF die and other die in the multi-package module.”

Regarding claim 19, since Kikuma et al. and Kakimoto et al. disclose a metal cap (57; column 1, lines 64 and 65). Inherently, every metal cap has a function of shielding any external heats from a chip. Thus, Kikuma et al. and Kakimoto et al. disclose a heat shield.

8. Claims 14 – 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuma et al. in view of Lin (U. S. Pat. No. 5,436,203).

Regarding claim 14, while Kikuma et al. discloses in Fig. 1 the use of the first package substrate, Kikuma et al. does not appear to provide an embedded ground plane in the first package substrate. Lin teaches in e.g., Fig. 1 and column 6, lines 18 – 20 an embedded ground plane (22) in a package substrate (12). It would have been obvious to one of ordinary skill in the art at the time the present invention was made to apply the embedded ground plane in the first package substrate of Kikuma et al. as taught by Lin to establish a shield surrounding semiconductor die which protects against either external or internal EMI (column 6, lines 18 – 22).

Regarding claim 15, Kikuma et al. and Lin disclose the ground plane (22) being configured to serve for heat dissipation (column 6, lines 61 – 63 of Lin).

Art Unit: 2815

Regarding claim 16, Kikuma et al. and Lin disclose the ground plane (22) being configured to serve as an electrical shield (column 6, lines 18 – 22 of Lin).

*Response to Arguments*

9. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

*Conclusion*

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The examiner can normally be reached on 11:30 - 8:00.




Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chris C. Chu  
Examiner  
Art Unit 2815

c.c.  
Monday, June 26, 2006



KENNETH PARKER  
SUPERVISORY PATENT EXAMINER